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Abstract 
A tight link between design and test data is proposed 
,for speeding up test-pattern generation and diagnosis 
during mixed-signal prototype verijcation. Test 
requirements are already incorporated at the 
hehavioural level and specijied with increased detail at 
lower hierarchical levels. A strict distinction between 
generic routines and implementation data makes reuse of 
,vofiare possible. A testability-analysis tool and test and 
DET' libraries support the designer to guarantee 
restability. Hierarchical backtrace procedures in 
,:ombination with an expert system and fault libraries 
tissist the designer during mixed-signal chip debugging. 
I : Introduction 
Investigations within several major semiconductor 
companies have shown that the crucial time-to-market of 
mixed-signal microsystems, for example in 
ielecommunication (e.g. GSM, modems), is often slowed- 
down by the time required for the development of 
appropriate tests and diagnosis of errors during the 
prototyping and production phase. Currently, the 
development work in generating the proper analog and 
mixed-signal tests and diagnostics in complex mixed- 
signal microsystems is considered to be the major 
bottleneck in reducing the crucial time-to-market. 
The development of these tests and diagnosis is 
currently a highly manual, long and tedious process. It 
involves much communication between designers and the 
relatively few test engineer@) and is hence prone to 
i expensive) errors. 
There are a number of obstacles that have to be 
removed to solve the problems found in test program 
generation and diagnosis. 
First, it should be verified at a vely early stage of the 
design whether or not a system is testable and offers some 
level of diagnostics. It is obvious to start in this case at the 
behavioural level assuming a hierarchical design style [ 1, 
l ] .  Although some tools have been developed for analog 
systems [3], no tools are yet available for the mixed-signal 
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case. Second, DFT hardware should be available to 
guarantee/enhance the testability and some level of 
diagnostics. However, in the case of analog and mixed- 
signal circuits the developments are still in their infancy 
[4]. Third, general wave form generation and analysis 
functions are required on the target tester. This is a 
problem, as for the analog test-signal generation no 
general fault model is available. Hence, specification- 
driven test-signal generation seems the most promising at 
this moment. Fourth, not all testers are the same; the 
generation of test code based on the tester to be used is 
required. It is therefore not surprising that recently 
efforts have been started to formalise the interaction 
between the designers and test engineers to automate this 
process [ 5 ] .  
In the diagnostic phase, all previous results are used to 
locate errors within a certain level of detail. We assume 
this level to be a cluster of around 50 transistors. 
Diagnostics requires access to internal nodes by means of 
probes, either mechanical or e.g. electro-optical. Also in 
this case, mixed-signal systems are clearly causing a 
problem, because of such factors as the measurement of 
currents and the existence of soft errors. S:inally, guided 
probing and diagnostic algorithms using techniques 
derived from the A.I. world, especially for the analog 
parts, are still in their infancy and require much more 
research. 
The integrated software tool MISSED is aiming at 
solving many of the problems previously found in mixed- 
signal testing and diagnosis. 
The primary goal in ths set of tools is to formalise the 
interaction between designers and test engineers, by 
looking closely at the current test procedures in several 
industries and then strengthening the interaction between 
design and test, thus minimising the time-to-market. 
The starting point of the test philosophy used is the 
'macro testing' approach as proposed by Philips [6] ,  
enhanced by the reuse of generic procedures and routines 
which postpone distracting issues of i inplementation 
detail until late in the design process. MISSED assumes a 
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hardware infrastructure of a workstation, where the 
design data resides, in combination with a verification or 
production mixed-signal test system and an automated 
prober system (e.g. electron-beam). 
2: Mixed-signal design and testing 
2.1: The mixed-signal design flow 
The MISSED tool set assumes use of a suitable 
hiemclucal design methodology. Based on the required 
specifications of the system, an initial architecture in 
terms of fbnctional blocks (macros) is entered into the 
design database. This approach has shown to be also a 
useful partitioning with regard to testing. It is referred to 
as ’ macro testing ’ (61 and is extensively used by 
companies such as Philips. 
The behaviours of all macros are described in terms of a 
(hardware) description language, such as VHDL, (AHDL 
?) and MAST. We used a commercial schematic ently 
package and an associated mixed-level, mixed-signal 
simulator which uses the C-language for describing the 
behakiour of all macros. At t l l is  level, no details with 
regard to the actual implementation have to be given 
However it is also possible to use macro models if they are 
already available, e.g. in the form of (parameterised) 
analogldiptal module compilers. 
ril i s p  I ay 
Fig. I Schematic enty of a sc?nsor/actuator mixed-signal 
micro-system as used for behavioural simulation. 
As iin example, figure 1 shows the schematic entry of a 
mixed-signal micro-system, while a part of the associated 
behahioural description in C is depicted in figure 2. 
Based on this description. a behavioural mixed-signal 
simulation can be carried out, which can result in changes 
in thc architecture or in the reqturements of the individual 
macros. Actually, this simulation often reflects the 
functional behaviour of the whole system, and can hence 
be used at a later stage to support the semi-automatic 
gene] ation of test signals for the micro-system. 
The next step is that the design work is divided into 
sub tasks. This partitioning is often based on macros. 
Foi the analog macros several design specialists are 
required, e.g. in designing filters, PLLs, amplifiers etc 
They design the macros down to the layout level if 
required and carry out a large amount of SPICE-llke 
simulations. Hence, these design specialists are well 
aware which of their (functional) parameters are essential 
for the c o w  behaviour of their macro. 
/* ADC. model 2 2 1  -/ 
INPUTS: VIN 
OUTPUTSS VALlJE 
P A R A M Y :  VREF 
l3E)IAVIOM: 
END ADC */ 
Fig. 2. Part of the behaviouml description of the micro-system, 
and a detail of the descnption of a generic ADC macro (bold). 
2.2: The mixed-signal test flow 
I n  the test flow for mixed-signal chips, a clear 
distinction is still made between testing the drgital parts 
and the analog / mixed-signal parts. 
For the digital macros, like state machnes and data 
paths, commercial tools are available to isolate/ access 
these blocks by automatic insertion of test hardware 
available in libraries. For generating the digital test 
vectors for these macros, either matured ATPG programs 
are used based on the topology of the macros, or specific 
patt.erns are provided (e.g. RAM). The more advanced 
design tools (e.g. Compass) even provide compilers for 
self test hardware for common macros like RAM, ROM 
and multipliers [7]. Also boundary-scan related elements 
can be automatically inserted, and even threshold 
structures to be used in parametric tests. 
In the case of the analog and mixed-signal macros, 
testing tools are very rare, if available at all. It is hence 
not surprising that tlus part causes most of the problems 
and time-to-market delays of mixed-signal systems. In 
practice, the generation of the test programs for these 
parts is a highly manual and tedious task requiring ‘much 
communication between the design team and the test 
engineer( s) . 
The first data a test engineer gets are the preliminary 
specfications of the mixed-signal chip. Later, the 
designers in the team provide a number of descriptive 
requests with regard to testing macros or chains of 
macros. For example, a description such as the analog 
input pin of the ADC is A1 and a sine of 489 Hz is 
provided, measure INL and DNL. Also some 
measurement limits are provided, e.g. DNL 1 Isb, which 
enables the test engineer to locate problems with regard to 
tester resource limitations. Next, a number of test modes 
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are developed which are used to indicate the input/output 
test paths, additionally required access andor isolation, 
and suggested test signals available from the tester used. 
Based on this information the evaluation test program 
specification is written in a standardised (sometimes 
tester-neutral) format, showing the macros or chains of 
macros including tester hardware and associated settings 
and of course the detailed test conditions. The latter 
includes pinning, power-supply voltage ranges, macro 
parameters to be measured (e.g. DNL), and important 
settings (e.g. clock frequency). Based on this information, 
the actual test program for controlling the tester is 
written and load boards are designed. This process is very 
time consuming and sensitive to errors. 
' Test3.6 DNL, ADC macro 
1- 
z-1 
I 
Test condition: Testmode 3 BS isolatioii 
Input pin: A1 awg 48YHz 
Output pin: OUTA [0:9] capt 
DNJ, = ((xi / X) 1 P(i)) -1 
P(i) = (asn(V*(i+l -n/2)/A*n)- 
asn(V*( i-i1/2)/A* ii))/pi 
Repeat 20 
Clk lpat RZ 0 200011s 
V-+dps2 14.75 15 15.25V 
Procedure: 
Measurement: DNL. Limit: I lsb 
PlotDNL-0.2 0.4 0 1024 
_ _  - -_I 
Fig .3. Example of a part of a test program specijication of 
an ADC macro with regard to a DNL measurement. 
An example of a part of the previous test program 
specification with regard to the ADC macro (fig. 1, 2) is 
shown in figure 3. It shows part of a specification of one 
of the many tests whch are carried out with respect to the 
ADC. The pin names and associated tester resources are 
indicated in a drawing. The block labelled 'awg' indicates 
e.g an arbitrary wave form generator. In the part test 
conditions, the specific ranges are given of the resources 
and also how access is oblained, in our case via boundary- 
scan. Furthermore the procedure of the measurement 
parameter is specified, which is DNL in the example. 
Finally, the required measurement is specified 
including its limits and the required representation @NL 
plot) Based on this test program specification, the test 
engineer constructs the final test program code to be 
executed on the mixed-signal test system. 
3: Mixed-signal testability and DFT 
Essential in the efficient generation of test patterns and 
getting access to internal nodes for diagnostic purposes is 
the observability and controllability of interesting parts of 
the system. In our approach, basically two levels of 
hierarchy are considered; the (functional) macros and the 
elements within macros which can be clusters of 
transistors. Two crucial parts must be available for 
reaching this goal; first a testability analyser is required 
which is able to analyse where testability problems might 
occur in the mixed-signal system. St~cond, reliable 
hardware must be readily available to subsequently 
improve the testability, which is the area of mixed-signal 
design-for-testability (DFT). 
3.1: A mixed-signal testability analyser 
In the past, an analog testability analyser (TASTE) has 
been developed for evaluating testability of analog macros 
based on sensitivity analysis [3]. It has now been 
investigated to what extent it can be used to evaluate 
testability problems in mixed-signal systems. As the tool 
is originally based on sensitivity analysis principles, a 
direct application to digital circuits fails. 
~-~ . 
system parameters 
sine 1 fl amp1 f l  1 amp10.75 
dc 2 voltage voltage 2.5 
v l l  2 0.01 0.5 sum 1 2 3  
inverter 3 4 vll vh 1 vhl 3 0.01 0.5 
inverter 6 7 v14 vh4 
................. . . . . . . . . . . . .  
. . . . . . . . . . . .  
end end 
62 redundant measuerements detected 
Relative accuracies: 
V I  I 0.00075 condition: none 
vhl  0.00128 condition: none 
Used measurements are: 
#21 node:7 Preq. 21 H L  
#42 node:7 Freq. 42 Hz 
Parameters determined ! 
Fig. 4. Simplified system and parameter description of a digital 
inverter-string circuit and associated results. 
This problem is circumvented, however, if the 
behaviour of the circuits is described in terms of a piece- 
wise linear furiction incorporating a clear transition 
region [8]. Actually, the circuit is considered to be an 
analog component in this case, with the low (VI) and high 
(vh) voltages as essential (analog) paramcters. A simple 
example is shown in figure 4, illustrating the system and 
parameter description, and the most relevant output of the 
tool. 
As an alternative, it is also possible 'Po incorporate 
stuck-at faults in TASTE. In this case a (macro) 
parameter is reserved for each fault. Depending on the 
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parameter value the fault is active (1) or not (0). As 
TASTE? first calculates on the basis of the nominal value 
of parameters and next on the changes in the parameters, 
the influence of the fault on the observable points can be 
calculated. 
3.2: Mixed-signal design-for-testability 
Based on the results of the testability analyser, the 
designer is able to locate testability problems of the 
essential parameters of his system or macros. With the 
combined environment of a mixed-signal tester and an 
automated probing system (e-beam andor nano probes) 
there are several possibilities to enhance the testability 
and also &lagnostability 
In our approach, either test hardware (e.g a 
multiplexer) is added or (e.g. e-beam [9]) probing points 
Note that the insertion of these elements can also be 
carried out at a behavioural level, without yet knowing the 
actual circuit implementation. Especially in the analog 
case, the electrical behaviour is crucial in terms of 
transfer arid loading characteristics, as it can change and 
distort measurement results. A re-simulation of the 
enhanced system by the analyser will show whether or not 
the new situation is acceptable. 
In terms of digital design-for-testability. a large number 
of solutions are available nowadays, rangrng from scan 
techniques to self testing macros [lo] In the case of 
analog/mixed-signal design-for-test, the situation is still 
in its infancy Most suggested techniques are directly 
derived from the digital world, such as e.g. analog 
(boundary-) scan equivalents or analog extensions [4] 
However, also some original approaches emerge [4]. 
The different DFT techniques and their links to DFT 
hardware libraries of actual implementations are stored in 
our case in a knowledge base. They are maintained 
respectively by test engineers and library designers, the 
maintenance of the knowledge base represents a 
significant part of the operational costs of MISSED. This 
knowledge base also incorporates different analog DFT 
techniques, which can be suggested to the designer if 
problems of accessibility are detected while using the 
testability analyser. It includes e.g. boundary-scan 
methods, Iddq current testing, plain multiplexers or 
automatically inserted probing test paths. A rerun of the 
(behavioural) analyser will show whether the 
improvements are sufficient. With regard to very detailed 
drag~rostics down to small clusters of transistors. no 
automation tools are available yet, except a software 
program which determines the best location for probing a 
net given the layout. Automatic insertion of Observation 
points is possible if no direct ;1ccess is obtained. It might 
however require a re-simulation because of slightly 
changed loading conditions 
Fig.5. Library cell for getting 
implemented in a mixed-signal sea-of-gates environment. 
access to an analog block 
For practical reasons, too many paths, a cluster of 
around 50 transistors has been chosen as diagnostic 
resolution. Figure 5 shows a DFT library cell in a mixed- 
signal sea-of-gates environment of a boundary-scan 
controlled analog high-performance multiplexer giving 
access to analog macros. This particular implementation 
uses a Philips CMOS 1.2 pm double-metal process. 
Amongst other things, the DFT implementation library 
contains a boundary-scan TAP controller [ 101, a number 
of analog/digital scanning cells, high-performance 
ADDA converters and (e.g. e-beam) observation 
structures. The inclusion of Iddq monitors are currently 
under consideration. 
4: The test verification environment of 
The activation of the integrated s o h a r e  tool MISSED 
is started at the very beginning of the design process. It 
can be considered as a shell around other packages in a 
window (SUN) environment. Already during the 
behavioural simulation test attributes are linked to the 
macros, e.g. an AD converter, describing how to test these 
macros and chains of macros. This approach holds 
primarily for analog and mixed-signal (chains of) macros. 
Digital macros are treated in an advanced but 
conventional manner as already discussed in section 2.2.. 
Basically, the test problem is split into two pwts. First, 
it is investigated by the designer which parameters in a 
macro and/or chain of macros are of crucial importance in 
h s  particular application. These can be local parameters 
(e.g. DNL of an ADC macro) or global parameters of a 
chain (e.g. frequency behaviour). The second problem of 
verlfylng and subsequently getting access to parameters of 
macros or a chain of macros has already been discussed in 
section 3. 
With regard to the first problem, the designer pops up 
an interactive window showing a number of routines 
which can be applied to that type of macro (e.g. an ADC) 
or a blank editing space in the case of a new test routine 
MISSED 
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for a macro or cham of macros. This routine will be 
referred to as an attribute to that macro. 
r----- -- 
. .  . . . .  /-L- -  /-* -A----._ 
(," Tester data ) ( 'rest paramctcrs' ) 
, ' 
/' \-.- ,
Fig.7. Global set-up of test data inserhon and tester 
veriJication. Parameters are sepamted from genenc routines. 
Actually, the generic test routine of an existing macro 
is stored in a knowledge base (library, fig. 7) and is 
maintained by the test engineer. This part does not 
incorporate implementation dependent test data. 
Based on his macro application, derived from the 
specification of the system, the designer is able to fill in 
initial test parameters (e.g. DNL requirements for an 
4DC), which are subsequently verified by the tester 
inodel. This is a behavioural generic model of a mixed- 
signal tester, linked lo a data file which is tester 
dependent. The tester parameters are stored in a separate 
lile, which is linked to the routine (tester data, fig. 7) 
dn1-tc-t (float v i n ,  float ts, i n t  I,. flout dnl [I) ,  
f 
int codes rl. nr_-sarnples; 
histogram- test <vin,n.nr-saiiiples, codes I I ) *  
calculaLe.-clii I ( 11. 1 tr-samples. dn I [I. vi n >; 
Iqig.8. Example of a part of an ADC' test description (DNL) in 
[lie C language and associated test parameter settings. 
The relationships between tester model, tester data, 
macro test routine and parameters are symbolically 
depicted in figure 7. The verification stage is carried out 
io be sure that the required tester resources are indeed 
available; it often takes the form of a simulation, as IS the 
%;Be in DANTES IS, 111 and look-alikes [13]. As the 
tcster models are described as macros in the C-language, 
{bey can be considered as part of the total design 
hardware. The previously discussed mixed-signal 
simulator is used for simulation purposes. 
It is however also possible in the attribute window to 
specify other than the standard tests in the C language. It 
is even possible to introduce a new super macro window 
consisting of a chain of macros, based on either existing 
or new macros. This generic routine can be filled in by 
the designer, the test engineer or both. A trivial example 
of such a test routine is shown in figure 8 for DNL in an 
ADC macro. Data with regard to the pinning and signal 
names have already been related via the behavioural 
description. During the more detailed design of the 
macro, more details about the parameters and test routines 
become available to the designer. Hence the test data 
becomes more detailed, while the consislemy of data 
remains dynamically verified. In essence the test flow is 
not treated significantly different from the design flow. 
An essential part of the tool is the collection of test data 
and routines of macros or chains of macros into a 
combined test program. Use is made of set theoq and 
heuristics. No optimisation is carried out with regard to 
reducing test time or test data volume. Although a 
suggestion is made for a test program, this part is 
interactive and can be changed by the test engineer. 
The last transformation of the generic test program into 
the actual code for the tester is done with an automatic 
test-program generator. The input is EDIF-Test and the 
output an implementationdepend test program, which 
uses the Advantest Test Language in our case. The 
generator is based on the " skeleton " approach of which a 
number of possible realisations and variations have been 
presented in the past [ 121. 
5: The diagnostic environment of MISSED 
The diagnostic part of MISSED d u n g  prototype 
verification consists of a very close interaction between 
the mixed-signal tester and the prober system, and of 
course the CA@/T) data base. Although the prober 
system has been an e-beam prober in our case, also nano 
probes can be used, or a combination of both. Also in the 
diagnostic part, ;I clear division is made between the 
digital and analog / mixed-signal parts. Digital diagnosis 
can proceed fully automatically (stuck-at), whilst analog / 
mixed-signal diagnosis is in assistance form only. 
Based on the results of the external tester, digital 
macros can be designated to be faulty because of the DFT 
incorporated in the design. These macros arc subsequently 
diagnosed in more detail, based on hierarchical 
backtracing [14] up to a guaranteed detail level of a 
cluster of about i i f t y  transistors. A fault dictionary 
approach is used to help to i d e n w  the problem clusters 
[MI. It is emphasised that during the (layout) design care 
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must be taken to provide upper metal at crucial cluster 
points, where testability analysis can again help. Only 
voltages are measured and the comparison with 
simulation results is automated. Based on the suspected 
area, the netlist and the fault dictionary, new test points 
can be suggested (guided probing). The &agnosis of 
analog and mixed-signal macros causes much more 
problems, because of the existence of catastrophic as well 
as soft errors. Again, from the previous macro design 
approach it is possible to point to a possibly faulty macro. 
If the prober used is an e-beam, at t h s  moment, only 
voltages can be measured with limited resolution ( - 10 
mv) where in addition averaging of data is carried out. 
Thesc problems, and relatively long measurement times, 
obviously limit the diagnostic capabilities of the current e- 
beam systems. Possible solutions to increase its 
capabilities are the use of another spectrometer and 
column [ 161, and the addition of a (magnetic) nano probe 
for current measurements. However, nano probes still 
suffer from insufficient dynamic capabilities at this 
moment. 
The diagnostic software part uses a combination of two 
approaches, the (hierarchical) model-based reasoning 
[17, 181 , and an expert system including knowledge of 
used macros in the past and the principle of accumulated 
fault evidence. Essential is the consistency verification of 
the used models in the design database with measurement 
results. 
In the latter case the comparisons are based on ranges 
of parameters. For small analog and mixed-signal 
macros it is possible to create a fault dictionary if only 
catastrophic faults are assumed; otherunse a boundary 
case (esting with induction reasoning must be used. 
6: Conclusions 
In order to reduce the time-to-market, an environment 
has been presented which provides a first step of 
automation in the process of generating test signals for 
mixed-signal systems and insertion of DFT to ensure 
testability and a degree of diagnostability during prototype 
debugging. 
A very close link between design and test data is 
essential in the whole approach, as is a strict separation 
between behaviour and actual system implementation 
(functiodform) dichotomy. 
The current environment has some economic and 
techrucal limitations, and so does not claim to be a 
complete solution for all mixed-signal test and &agnostic 
problems. This is especially true for the limited analog 
test capabilities of electron-beam probes, which are still a 
subject of research. 
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